CPU Benchmarks Set
-
Updated
Jul 25, 2024 - C
CPU Benchmarks Set
🎓 Instructional RISC-V processor design framework: single-cycle to 5-stage pipeline with FPGA verification and complete learning guidelines! A RISC-V CPU design guideline.
LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framework.
Benchmarks set written in C#, Java, PHP, JS, Python, Lua, Go
A 6-Stage RISC-V RV32IM Core on FPGA (263.7 CoreMark, 91.0 DMIPS@100MHz)
This work presents the design and implementation of high performance and low power 32-bit RISC-V processor 4-stage pipelined for non-load and 5-stage for load operations, also extending its capabilities as system on chip (SoC) design. RV32I with M extension designed for FPGA and ASIC
Dhrystone Benchmark measurement calculation for complexity of integer computation performed on ESP 32
Add a description, image, and links to the dhrystone topic page so that developers can more easily learn about it.
To associate your repository with the dhrystone topic, visit your repo's landing page and select "manage topics."