AArch64 IR instruction fix for rbit instruction and ctr_el0 register#1509
Open
PerfectLaugh wants to merge 2 commits intocea-sec:masterfrom
Open
AArch64 IR instruction fix for rbit instruction and ctr_el0 register#1509PerfectLaugh wants to merge 2 commits intocea-sec:masterfrom
rbit instruction and ctr_el0 register#1509PerfectLaugh wants to merge 2 commits intocea-sec:masterfrom
Conversation
op2 for ctr_el0 should be 0b11 instead of 0b00 https://developer.arm.com/documentation/ddi0601/2024-12/AArch64-Registers/CTR-EL0--Cache-Type-Register
rbit: Reverse bits in register
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Add lost
rbitinstruction and fixctr_el0registerhttps://developer.arm.com/documentation/ddi0597/latest/Base-Instructions/RBIT--Reverse-Bits-
https://developer.arm.com/documentation/ddi0601/2024-12/AArch64-Registers/CTR-EL0--Cache-Type-Register