Skip to content
View Harshavardhan212006's full-sized avatar

Highlights

  • Pro

Block or report Harshavardhan212006

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. AC-to-DC-Rectifier-Project AC-to-DC-Rectifier-Project Public

    B.Tech ECE Electronics and devices Lab Project – AC to DC Rectifier with +5V and −5V Output

  2. Digital-Clock-Using-7490-7446-555 Digital-Clock-Using-7490-7446-555 Public

    Hardware implemented Digital Clock using counters, decoder and 555 timer

  3. Voice-Controlled-Robotic-Car Voice-Controlled-Robotic-Car Public

    Voice controlled robotic car using Arduino, Bluetooth (HC-06) and MIT App Inventor

    C++

  4. 4bit-structural-calculator-verilog 4bit-structural-calculator-verilog Public

    Structural Verilog implementation of a 4-bit arithmetic unit supporting addition, subtraction, multiplication, and restoring division with full testbench verification.

  5. Synchronous-FIFO Synchronous-FIFO Public

    Parameterized synchronous FIFO implemented in Verilog HDL using circular buffer architecture with full and empty detection, including a complete RTL testbench.

  6. FSM-1001-Overlapping-in-verilog- FSM-1001-Overlapping-in-verilog- Public

    Overlapping sequence detector for pattern 1001 implemented using Mealy FSM in Verilog HDL with complete testbench verification.

    Verilog