Popular repositories Loading
-
AC-to-DC-Rectifier-Project
AC-to-DC-Rectifier-Project PublicB.Tech ECE Electronics and devices Lab Project – AC to DC Rectifier with +5V and −5V Output
-
Digital-Clock-Using-7490-7446-555
Digital-Clock-Using-7490-7446-555 PublicHardware implemented Digital Clock using counters, decoder and 555 timer
-
Voice-Controlled-Robotic-Car
Voice-Controlled-Robotic-Car PublicVoice controlled robotic car using Arduino, Bluetooth (HC-06) and MIT App Inventor
C++
-
4bit-structural-calculator-verilog
4bit-structural-calculator-verilog PublicStructural Verilog implementation of a 4-bit arithmetic unit supporting addition, subtraction, multiplication, and restoring division with full testbench verification.
-
Synchronous-FIFO
Synchronous-FIFO PublicParameterized synchronous FIFO implemented in Verilog HDL using circular buffer architecture with full and empty detection, including a complete RTL testbench.
-
FSM-1001-Overlapping-in-verilog-
FSM-1001-Overlapping-in-verilog- PublicOverlapping sequence detector for pattern 1001 implemented using Mealy FSM in Verilog HDL with complete testbench verification.
Verilog
If the problem persists, check the GitHub status page or contact support.