[feat]: Add Riscv if possible

[RoseBlume]

I do understand that this is an arm-runner-action but it would be nice to be able to use a riscv cpu.